|
1
|
BOARD : Altera SOCFPGA Cyclone V Board
|
|
2
|
CLOCK: EOSC1 clock 25000 KHz
|
|
3
|
CLOCK: EOSC2 clock 25000 KHz
|
|
4
|
CLOCK: F2S_SDR_REF clock 0 KHz
|
|
5
|
CLOCK: F2S_PER_REF clock 0 KHz
|
|
6
|
CLOCK: MPU clock 800 MHz
|
|
7
|
CLOCK: DDR clock 400 MHz
|
|
8
|
CLOCK: UART clock 100000 KHz
|
|
9
|
CLOCK: MMC clock 50000 KHz
|
|
10
|
CLOCK: QSPI clock 400000 KHz
|
|
11
|
RESET: COLD
|
|
12
|
INFO : Watchdog enabled
|
|
13
|
SDRAM: Initializing MMR registers
|
|
14
|
SDRAM: Calibrating PHY
|
|
15
|
SEQ.C: Preparing to start memory calibration
|
|
16
|
SEQ.C: CALIBRATION PASSED
|
|
17
|
SDRAM: 1024 MiB
|
|
18
|
SDRAM: ECC Enabled
|
|
19
|
SF: Read data capture delay calibrated to 3 (0 - 6)
|
|
20
|
SF: Detected N25Q128A with page size 65536, total: 16777216
|
|
21
|
|
|
22
|
|
|
23
|
U-Boot 2013.01.01 (Jan 21 2015 - 21:08:49) Critical Link MitySOM-5CSx
|
|
24
|
|
|
25
|
CPU : Altera SOCFPGA Platform
|
|
26
|
BOARD : Critical Link MitySOM-5CSx Module
|
|
27
|
I2C: ready
|
|
28
|
DRAM: 1 GiB
|
|
29
|
MMC: ALTERA DWMMC: 0
|
|
30
|
SF: Read data capture delay calibrated to 7 (0 - 15)
|
|
31
|
SF: Detected N25Q128A with page size 65536, total: 16777216
|
|
32
|
In: serial
|
|
33
|
Out: serial
|
|
34
|
Err: serial
|
|
35
|
Net: mii0
|
|
36
|
|
|
37
|
preboot reading MMC uBoot ENV data
|
|
38
|
|
|
39
|
** File not found /etc/uBootStatic.env **
|
|
40
|
## Info: input data size = 1589 = 0x635
|
|
41
|
** File not found /etc/uBoot.env **
|
|
42
|
## Info: input data size = 1589 = 0x635
|
|
43
|
...done
|
|
44
|
Hit any key to stop autoboot: 0
|
|
45
|
gpio: pin 28 (bank/mask = 0/0x10000000)
|
|
46
|
gpio: pin 28 (gpio 28) value is 0
|
|
47
|
gpio: pin 28 (bank/mask = 0/0x10000000)
|
|
48
|
gpio: pin 28 (gpio 28) value is 1
|
|
49
|
gpio: pin 0 (bank/mask = 0/0x00000001)
|
|
50
|
gpio: pin 0 (gpio 0) value is 1
|
|
51
|
gpio: pin 9 (bank/mask = 0/0x00000200)
|
|
52
|
gpio: pin 9 (gpio 9) value is 0
|
|
53
|
gpio: pin 9 (bank/mask = 0/0x00000200)
|
|
54
|
gpio: pin 9 (gpio 9) value is 1
|
|
55
|
7007184 bytes read in 361 ms (18.5 MiB/s)
|
|
56
|
## Starting application at 0x3FF78548 ...
|
|
57
|
## Application terminated, rc = 0x0
|
|
58
|
3495680 bytes read in 182 ms (18.3 MiB/s)
|
|
59
|
18391 bytes read in 16 ms (1.1 MiB/s)
|
|
60
|
## Booting kernel from Legacy Image at 00007fc0 ...
|
|
61
|
Image Name: Linux-3.12.0-g456859b
|
|
62
|
Image Type: ARM Linux Kernel Image (uncompressed)
|
|
63
|
Data Size: 3495616 Bytes = 3.3 MiB
|
|
64
|
Load Address: 00008000
|
|
65
|
Entry Point: 00008000
|
|
66
|
## Flattened Device Tree blob at 00000100
|
|
67
|
Booting using the fdt blob at 0x00000100
|
|
68
|
XIP Kernel Image ... OK
|
|
69
|
OK
|
|
70
|
Loading Device Tree to 03ff8000, end 03fff7d6 ... OK
|
|
71
|
|
|
72
|
Starting kernel ...
|
|
73
|
|
|
74
|
Uncompressing Linux... done, booting the kernel.
|
|
75
|
Booting Linux on physical CPU 0x0
|
|
76
|
Initializing cgroup subsys cpuset
|
|
77
|
Linux version 3.12.0-g456859b (user@MitySOM-Dev) (gcc version 4.8.1 (GCC) ) #2 SMP Mon Jan 19 02:25:13 EST 2015
|
|
78
|
CPU: ARMv7 Processor [413fc090] revision 0 (ARMv7), cr=10c5387d
|
|
79
|
CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache
|
|
80
|
Machine: Altera SOCFPGA, model: MitySOM-5CSX Altera SOCFPGA Cyclone V
|
|
81
|
bootconsole [earlycon0] enabled
|
|
82
|
Memory policy: ECC disabled, Data cache writealloc
|
|
83
|
Early printk initialized
|
|
84
|
PERCPU: Embedded 8 pages/cpu @80b80000 s11328 r8192 d13248 u32768
|
|
85
|
Built 1 zonelists in Zone order, mobility grouping on. Total pages: 130048
|
|
86
|
Kernel command line: console=ttyS0,115200 root=/dev/mmcblk0p2 rw rootwait mem=512M earlyprintk=serial,ttyS0,115200
|
|
87
|
PID hash table entries: 2048 (order: 1, 8192 bytes)
|
|
88
|
Dentry cache hash table entries: 65536 (order: 6, 262144 bytes)
|
|
89
|
Inode-cache hash table entries: 32768 (order: 5, 131072 bytes)
|
|
90
|
Memory: 512008K/524288K available (5266K kernel code, 261K rwdata, 1472K rodata, 347K init, 247K bss, 12280K reserved)
|
|
91
|
Virtual kernel memory layout:
|
|
92
|
vector : 0xffff0000 - 0xffff1000 ( 4 kB)
|
|
93
|
fixmap : 0xfff00000 - 0xfffe0000 ( 896 kB)
|
|
94
|
vmalloc : 0xa0800000 - 0xff000000 (1512 MB)
|
|
95
|
lowmem : 0x80000000 - 0xa0000000 ( 512 MB)
|
|
96
|
modules : 0x7f000000 - 0x80000000 ( 16 MB)
|
|
97
|
.text : 0x80008000 - 0x8069cba4 (6739 kB)
|
|
98
|
.init : 0x8069d000 - 0x806f3c40 ( 348 kB)
|
|
99
|
.data : 0x806f4000 - 0x80735650 ( 262 kB)
|
|
100
|
.bss : 0x80735650 - 0x80773384 ( 248 kB)
|
|
101
|
SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=2, Nodes=1
|
|
102
|
Hierarchical RCU implementation.
|
|
103
|
NR_IRQS:16 nr_irqs:16 16
|
|
104
|
sched_clock: 32 bits at 100MHz, resolution 10ns, wraps every 42949ms
|
|
105
|
Console: colour dummy device 80x30
|
|
106
|
Calibrating delay loop... 1594.16 BogoMIPS (lpj=7970816)
|
|
107
|
pid_max: default: 32768 minimum: 301
|
|
108
|
Mount-cache hash table entries: 512
|
|
109
|
CPU: Testing write buffer coherency: ok
|
|
110
|
ftrace: allocating 17987 entries in 53 pages
|
|
111
|
CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
|
|
112
|
Setting up static identity map for 0x804c16c8 - 0x804c1720
|
|
113
|
CPU1: failed to come online
|
|
114
|
Brought up 1 CPUs
|
|
115
|
SMP: Total of 1 processors activated.
|
|
116
|
CPU: All CPU(s) started in SVC mode.
|
|
117
|
devtmpfs: initialized
|
|
118
|
VFP support v0.3: implementor 41 architecture 3 part 30 variant 9 rev 4
|
|
119
|
NET: Registered protocol family 16
|
|
120
|
fpga bridge driver
|
|
121
|
DMA: preallocated 256 KiB pool for atomic coherent allocations
|
