Activity

From 10/15/2013 to 11/13/2013

02:33 PM Software Development: RE: EDMA conflict DSP <-> Linux: Was the bug in the kernel or your application? Jonathan Cormier
02:09 PM Software Development: RE: EDMA conflict DSP <-> Linux: Found the reason. The DMA configuration was wrong. Benedikt K.
07:59 AM Software Development: RE: Linux startup with app running after boot: Steven
One other note..
If you are using a newer filesystem with systemd (does /etc/systemd exist) things are a bit... Tim Iskander
07:52 AM Software Development: RE: Linux startup with app running after boot: Steven
1 - No you don't need to log in as root... the init system will run your script for you. One thing that may... Tim Iskander

08:28 PM Software Development: Linux startup with app running after boot: I am at the final stage in getting my project working on the MityDSP L138 board. I want to load the FPGA control mod... Steven Hill

06:06 PM Software Development: RE: EDMA conflict DSP <-> Linux: Hej Mike,
I'm using my own board and also my own baseboard-configuration.c which is based on your baseboard-indust... Benedikt K.

01:56 PM Software Development: RE: EDMA conflict DSP <-> Linux: What baseboard file are you using?
The devkit one configures MCASP for use by the ARM/linux. Could be a resource ... Michael Williamson
09:47 AM Software Development: EDMA conflict DSP <-> Linux: Hej,
I try to use the EDMA to copy data from the McASP to and from a buffer for further processing on the DSP.
... Benedikt K.

10:37 AM Software Development: RE: How to launch application on startup: ... Bob Duke
09:55 AM Software Development: RE: How to launch application on startup: So, from the command line:... Mary Frantz
07:05 AM FPGA Development: RE: uPP receive issues: Yes, this is the issue. The pin-muxed OMAP-L138 net that includes the UPP_CHB_CLOCK is not connected to a GCLK pin. ... Michael Williamson
06:18 AM FPGA Development: RE: uPP receive issues: I have resolve that problems. Maybe I was wrong to select uPP clock sources (PLL1_SYSCLK2).
But, when my FPGA syte... minh tung

01:09 PM Software Development: RE: How to launch application on startup: Mary,
When you exit a shell, all processes connected to the shell are typically terminated. When you execute a sc... Bob Duke
12:54 PM Software Development: RE: How to launch application on startup: Do you happen to know if your system is using systemd for starting processes?
You can check to see if the followin... Jonathan Cormier
12:48 PM Software Development: RE: How to launch application on startup: You can run the command "ps | grep myApplication" and look for your process in order to tell if its running.
Also ... Jonathan Cormier
12:44 PM Software Development: RE: How to launch application on startup: Mary,
I think you have a typo here:
./home/root/HelloWorldDSP/Debug/myApplication myArgument &
There shouldn't b... Jonathan Cormier
12:41 PM Software Development: How to launch application on startup: Could you provide an example of how to start an application on startup. I get that you can run it from a script in i... Mary Frantz

06:15 PM Software Development: RE: Can't get DMA using low level driver working on DSP: Thanks for the replies. I'm using the 0x66000000 (CS5) space.
However, I was wrong about the interpretation of the ... Steven Hill
08:46 AM Software Development: RE: Can't get DMA using low level driver working on DSP: If you have cache enabled for the DDR, I don't think it should be much faster to use IRAM. Your DMA in this case wil... David Rice
07:45 AM Software Development: RE: Can't get DMA using low level driver working on DSP: The crossbar to the EMIF is not great. Which CS space are you using for your transfer? The number of wait states ch... Michael Williamson
08:10 AM FPGA Development: RE: uPP receive issues: Do you know which two byes you are missing? Are they consistently the same two bytes?
Do you have a chipscope lic... Michael Williamson

08:10 PM Software Development: RE: Can't get DMA using low level driver working on DSP: I hope somebody is still monitoring this thread - I have DMA working now using buffers on the FPGA, but the transfers... Steven Hill
10:54 AM Software Development: RE: SYS/BIOS and SYSLINK: Hi Mike:
Here is another example of why I think the move to SYS/BIOS is necessary - check out this post:
http:/... Steven Hill

08:25 AM FPGA Development: RE: uPP receive issues: I have updated my source code
This is my *.ucf file
NET "o_upp_2xtxclk" LOC = "F4" | IOSTANDARD = LVCMOS18;
NET... minh tung
08:03 AM FPGA Development: uPP receive issues: Hi,
I am using Upp to transfer data between FPGA and OMAP.
The data send from FPGA to OMAP is OK. But FPGA can not ... minh tung

10:38 AM Software Development: RE: UPP acquisition issue: hi Greg,
Thanks a million for all the help, solved the issue finally. I did set the dma thread priority to 15 but ... Preejith S P

02:09 PM Software Development: RE: UPP acquisition issue: Hi Preejith,
First, in relation to the thread priority, 15 is the maximum priority for a task and 1 is the lowest... Gregory Gluszek
10:12 AM Software Development: RE: UPP acquisition issue: hi Greg,
We tried both your suggestions but without success. First about the DMA thread priority, we tried setting... Preejith S P
08:18 AM Software Development: RE: File transfer methods: I did not try a ftp transfer. We have decided to do the transfer within our application, by connecting to a socket a... Mary Frantz

04:07 PM Software Development: RE: File transfer methods: Mary what do you get from the ftp server? Jonathan Cormier
02:07 PM Software Development: RE: UPP acquisition issue: Hi Preejith,
In the code you attached the Channel A and Channel B DMA thread priorities are set to 9. These can b... Gregory Gluszek
11:03 AM Software Development: UPP acquisition issue: We have an application where a 14 bit ADC is wired to the UPP port via the FPGA. The application needs to perform tri... Preejith S P

09:48 AM Software Development: RE: File transfer methods: I tried some tests as you suggested.
file size = 64 Mbytes
scp: 60 sec (using WinSCP)
sftp: 53 sec (using W... Mary Frantz

Also available in: Atom

Go to top

Mity CPU Platforms » MityDSP-L138 (ARM9 Based Platforms)