Activity
From 06/08/2019 to 07/07/2019
06/24/2019
- 04:38 PM Software Development: RE: uPP receive clock lower limitation in SDR (Single Data Rate mode)
- Hi Vivek,
I believe the datasheet is saying that regardless of whether the clock is being used as DDR or SDR the ...
06/21/2019
- Hi,
I have a custom board with
-- MityDspl-138F module (with FPGA)
-- No Ethernet port
-- UART,USB,SD CARD int...
Also available in: Atom
Go to top
