Activity

From 06/05/2014 to 07/04/2014

05:14 PM FPGA Development: RE: How to access FPGA internal memory through AXI slave interface protocol: Hi Bill,
Sorry for the confusion. The latest image updated the Baud Rate to 115.2kbps to be consistent with the r... Adam Dziedzic
05:05 PM FPGA Development: RE: How to access FPGA internal memory through AXI slave interface protocol: Hi,
I downloaded the sd_image_mitysom_5csx_rev1B.zip, and extracted out the .bin file. Then I typed "sudo dd if=sd... Bill Lee

09:27 PM FPGA Development: RE: How to access FPGA internal memory through AXI slave interface protocol: Information on how to make an SD card based upon the current Development Kit SD card image (Rev 1B) can be found on t... Alexander Block
06:17 PM FPGA Development: RE: How to access FPGA internal memory through AXI slave interface protocol: Mike,
I think you meant "memtool -32 0xFFD0501C=0x06" for brgmodrst register. The reset value of the register some... Bill Lee
08:52 AM FPGA Development: RE: How to access FPGA internal memory through AXI slave interface protocol: For reference on the reset register:
http://www.altera.com/literature/hb/cyclone-v/hps.html#reg_default_component/... Michael Williamson
08:51 AM FPGA Development: RE: How to access FPGA internal memory through AXI slave interface protocol: Hi Bill,
It looks like you are using version 3.8 of the kernel. Version 3.8 does not have the FPGA bridge drivers... Michael Williamson

09:52 PM FPGA Development: RE: How to access FPGA internal memory through AXI slave interface protocol: Hi Mike,
I attached 2 files as you indicated in your previous reply. One is boot.log and another one is foo.txt.
... Bill Lee
07:56 AM FPGA Development: RE: How to access FPGA internal memory through AXI slave interface protocol: If you can't see the enable file then the driver for the device isn't compiled in or the device tree blob doesn't ins... Michael Williamson

10:46 PM FPGA Development: RE: How to access FPGA internal memory through AXI slave interface protocol: Thanks for your reply.
I am currently intend to use hps2fpga bridge only in my design. And I just copy the generat... Bill Lee
08:12 AM FPGA Development: RE: How to access FPGA internal memory through AXI slave interface protocol: Which AXI crossbar interface are you using? The hps2fpga bridge or the lightweight bridge? Did you make a new prelo... Michael Williamson
01:00 PM Software Development: UART RS232: Hi,
Could you point to some examples for UART RS232 communication?
Thanks,
Jack Anonymous

10:43 PM FPGA Development: How to access FPGA internal memory through AXI slave interface protocol: Hi,
I have implemented a logic and loaded into cyclone V FPGA. Before that, I did run simulation to access a memor... Bill Lee

08:45 AM Software Development: RE: Using custom DTS in yocto flow: Right now, the kernel recipe that gets used for our dev kit is indeed in the meta-mitysom-5csx/recipes-kernel/linux f... Michael Williamson

05:23 PM Software Development: Using custom DTS in yocto flow: Posting on behalf of a customer and for future reference as well:
How do you get yocto to use a custom dts instead... Daniel Vincelette

11:04 AM Software Development: RE: I2C Access with 5CSX Development Board: 1) i2cset and i2cget are pretty standard tools, do you need help installing them or do you not want them on your fina... Michael Williamson

12:42 PM Software Development: I2C Access with 5CSX Development Board: Posting on behalf of a customer and for future reference as well:
1) How do I access the +5V I2C current monitor I... Alexander Block

07:55 PM Software Development: RE: Reading memory into a file: Actually don't worry about it.
We managed to solve it.
Thanks,
Jack Anonymous

01:46 PM Software Development: RE: Reading memory into a file: Hi Greg,
Any update on this?
Did you guys manage to resolve the issue?
Thanks,
Jack Anonymous

Also available in: Atom

Go to top

Mity CPU Platforms » MitySOM-5CSX Altera Cyclone V