Project

General

Profile

Build a Quartus Project

Build Instructions for supplied example project within Linux VM provided by Critical Link:

  1. Open Quartus
  2. Click "Open Existing Project"
  3. Navigate to "/home/user/projects/mityarm-5csx-dev-board/hw/fpga/mityarm_5csx_dev_board" (or the directory where your project is located)
  4. Open "mityarm_5csx_dev_board.qpf"
  5. Open Qsys: Tools->Qsys
  6. Close the Initialization dialog when it finishes
  7. Open "mityarm_5csx_dev_board.qsys"
  8. Click the "Generation" tab
  9. Change the "Create HDL design files for sythesis" to "VHDL"
  10. Click "Generate"
  11. Close the Generation dialog when it finishes
  12. Go back to Quartus
  13. Start the compilation: Processing->Start Compilation
  14. A popup dialog will appear when the compilation is done
  15. The compiled FPGA image (mityarm_5csx_dev_board.sof) will be in /home/user/projects/mityarm-5csx-dev-board/hw/fpga/mityarm_5csx_dev_board/output_files

Go to top
Add picture from clipboard (Maximum size: 1 GB)