Activity
From 06/16/2016 to 07/15/2016
07/11/2016
- 09:41 AM FPGA Development: RE: 5CSX-H6-53B-RC with PCIe Hard IP (Root)
- Hi Tom,
As the Root Port, the HPS will control the reset to the PCIe. This can be an HPS GPIO, loaned pin, or FPG... - 09:02 AM FPGA Development: RE: 5CSX-H6-53B-RC with PCIe Hard IP (Root)
- After a bit of rearranging, I've gained the use 179 (B8A_RX_T1_N/CLK7n) for the PERSTn. I believe that should work fi...
- 08:37 AM FPGA Development: RE: 5CSX-H6-53B-RC with PCIe Hard IP (Root)
- Hi Adam,
Thanks, I hadn't realised that restriction was just on CvP. As we don't need that, you say that any IO ca... - 08:11 AM FPGA Development: RE: 5CSX-H6-53B-RC with PCIe Hard IP (Root)
- Hi Thomas,
The Cyclone V has a mode where it can be configured using CvP (Config via Protocol) - this configures t...
07/09/2016
- Hi,
We are considering one of the MitySOM boards for use in one of the projects we are working on. I'm currently g...
07/07/2016
- 11:26 AM Software Development: RE: /sys/class/fpga-bridge directory is empty
- Thank you for letting us know about this, it was a bug that was caused by some updates to the ethernet driver, which ...
06/30/2016
- 11:08 AM Software Development: RE: Why do I get a "CALIBRATION FAILED" error during boot?
- Malcolm,
Thanks for catching the typo, it's been updated.
With the CSEL "properly" set and the module still not... - 03:49 AM Software Development: RE: Why do I get a "CALIBRATION FAILED" error during boot?
- Alex,
Thank you for the reply.
I've checked the "gotchas" wiki page and the CSEL setting was the only thing not... - I downloaded the latest kernel sources from the critical link repo, rebuilt the kernel and .dtb files, and loaded the...
06/29/2016
- 10:01 AM Software Development: RE: Why do I get a "CALIBRATION FAILED" error during boot?
- Malcolm,
Dan and Adam brought this issue to my attention and I will followup concerning the RMA replacement via e-... - 05:55 AM Software Development: RE: Why do I get a "CALIBRATION FAILED" error during boot?
- I've tried both suggestions but the result is the same, I get the "CALIBRATION FAILED" message on my first board and ...
06/28/2016
- 11:56 AM Software Development: RE: Why do I get a "CALIBRATION FAILED" error during boot?
- Dan,
I've downloaded the file you provided the link for but first ...
Adam,
I presently have CSEL[0-1] set t... - 11:39 AM Software Development: RE: Why do I get a "CALIBRATION FAILED" error during boot?
- There is a CV errata that can cause such a failure. Please check that the CSEL[0-1] pins are set to "00" to avoid a ...
- 11:13 AM Software Development: RE: Why do I get a "CALIBRATION FAILED" error during boot?
- Hello Malcolm,
I know you said that your current SD card works for one of your SOMs but would you mind trying our ... - I have been using the same module for the last two weeks and today it has started giving the "CALIBRATION FAILED" err...
06/24/2016
- 01:10 PM Software Development: RE: Building BSP for 5cse
- Hi Sam,
I've been able to recreate what you're seeing. It looks like the devicetree generated through yocto is nam... - 06:41 AM PCB Development: RE: Development Kit 2.5V VIO, change to 3.0 or 3.3
- Thank you Alex, that's exactly what I wanted to know. I understand your point about the warranty, and proceeding car...
06/23/2016
- 04:47 PM PCB Development: RE: Development Kit 2.5V VIO, change to 3.0 or 3.3
- Stephen,
Thanks for reaching out to us about this question.
Please note that making any modification to the car... - It looks like banks 3B, 4A, and 8A have their I/O voltage tied to a 2.5V supply on the development kit.
If I want ... - 12:32 PM Software Development: RE: Building BSP for 5cse
- Hi Sam,
I'm currently re-running the yocto build here to see if I can recreate the issue you are seeing. I will up... - 11:36 AM Software Development: RE: Building BSP for 5cse
- Hi Alex,
I selected the 5cse for the build, not the 5csx. I have done this full build no fewer than 3 times with ... - 11:17 AM Software Development: RE: Building BSP for 5cse
- Sam,
I believe that the issue you ran into if following the Yocto wiki steps is that you may have selected the "mi...
06/22/2016
- I am trying to follow your documentation for using Yocto to build an image for the 5CSE on the dev board carrier, and...
06/21/2016
- 03:45 AM Software Development: RE: How to add aditional HPS GPIO's
- Hi Alex,
Still a few misnumbered things in the above post.
Anyway, removing the switches from the DTS means tha...
06/20/2016
- 01:15 PM FPGA Development: RE: HDMI Output and Quartus Versions
- Steve,
We have successfully rebuilt the "HDMI example":https://support.criticallink.com/redmine/projects/5csxbase/... - Hi,
I noticed that the HDMI Output example you've posted was done in Quartus 15.1 but the VM with the toolchain in... - 01:10 PM Software Development: RE: How to add aditional HPS GPIO's
- Maetthew,
Good catch. Apparently when I did the mapping I started off by one. We have updated the post above to ha... - 02:09 AM Software Development: RE: How to add aditional HPS GPIO's
- I have noticed that in the DTS the switches are now on the GPIOs that I want to use:
http://support.criticallink.com...
06/19/2016
- 11:26 PM Software Development: RE: How to add aditional HPS GPIO's
- I'm having some issues setting GPIO37, 40 and 41 from within Linux.
Firstly, in the instructions above, you mentio...
Also available in: Atom
Go to top